

पेटेंट कार्यालय
शासकीय जर्नल

**OFFICIAL JOURNAL
OF
THE PATENT OFFICE**

निर्गमन सं. 1/2026
ISSUE NO. 1/2026

शुक्रवार
FRIDAY

दिनांक: 02/01/2026
DATE: 02/01/2026

पेटेंट कार्यालय का एक प्रकाशन
PUBLICATION OF THE PATENT OFFICE

(12) PATENT APPLICATION PUBLICATION

(21) Application No.202541121918 A

(19) INDIA

(22) Date of filing of Application :04/12/2025

(43) Publication Date : 02/01/2026

(54) Title of the invention : Design and Development of Modular Multilevel Converter for High Voltage Direct Current (HVDC) Transmission

(51) International classification	:H02M7/483, H02M1/14, H02M1/32	(71)Name of Applicant : 1)Mrs.Rajani Kakunuri, Address of Applicant :Mrs.Rajani Kakunuri, Assistant Professor, Department of Electrical&Electronics Engineering, Anurag Engineering College, Anathagiri, Kodad, Telangana-508206, krajini.eee@anurag.ac.in , Mobile No.8985774388 Telangana India
(31) Priority Document No	:NA	2)Mrs. M. Pallavi,
(32) Priority Date	:NA	3)Dr. Juhi Nishat Ansari,
(33) Name of priority country	:NA	4)Kancharla Rajani,
(86) International Application No	:	5)Dr. Srinivasan Nagaraj,
Filing Date	:01/01/1900	6)Mr. Swaroop Mallick,
(87) International Publication No	: NA	7)Dr.Ramana Pilla
(61) Patent of Addition to Application Number	:NA	8)Dr.CH.Asha Immanuel Raju
Filing Date	:NA	(72)Name of Inventor :
(62) Divisional to Application Number	:NA	1)Mrs.Rajani Kakunuri,
Filing Date	:NA	2)Mrs. M. Pallavi,
		3)Dr. Juhi Nishat Ansari,
		4)Kancharla Rajani,
		5)Dr. Srinivasan Nagaraj,
		6)Mr. Swaroop Mallick,
		7)Dr.Ramana Pilla
		8)Dr.CH.Asha Immanuel Raju

(57) Abstract :

8. ABSTRACT OF THE INVENTION: The invention discloses an improved Modular Multilevel Converter (MMC) topology for HVDC transmission systems. The converter features arms (201) composed of a hybrid arrangement of Full-Bridge (205) and Half-Bridge (206) submodules, providing inherent DC fault blocking capability. A central controller (207) executes an Adaptive Capacitor Voltage Ripple Reduction (ACVRR) algorithm (208), which actively minimizes voltage stress on submodule capacitors by dynamically adjusting switching patterns based on instantaneous arm current, thereby improving reliability and reducing capacitor size. Each submodule is equipped with a local Decentralized Arm Energy Balancing Controller (DAEBC) (209) for robust internal energy management. An optimized thermal system (210) with advanced heat sinks ensures efficient cooling. The design enhances overall system efficiency, fault resilience, and operational lifetime, making it particularly suitable for long-distance power transmission and offshore wind farm integration, where reliability and maintenance costs are critical.

No. of Pages : 13 No. of Claims : 6